

Reg. No: 

--	--	--	--	--	--	--	--	--	--

**SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR**  
(AUTONOMOUS)

**B.Tech II Year I Semester Regular Examinations May-2022**

**COMPUTER ORGANIZATION & ARCHITECTURE**

**(Common to CSE, CSIT, CSM & CIC)**

Time: 3 hours

Max. Marks: 60

(Answer all Five Units 5 x 12 = 60 Marks)

**UNIT-I**

- |          |   |           |           |
|----------|---|-----------|-----------|
| <b>1</b> | <b>a</b> Differentiate between I/O unit and memory Unit.                            | <b>L4</b> | <b>4M</b> |
|          | <b>b</b> Describe in detail about the Basic Operational Concepts with neat diagram. | <b>L2</b> | <b>8M</b> |

**OR**

- |          |  |           |           |
|----------|--|-----------|-----------|
| <b>2</b> | <b>a</b> Discuss on basic I/O operations.              | <b>L2</b> | <b>6M</b> |
|          | <b>b</b> Discuss about Bus structure with neat sketch. | <b>L2</b> | <b>6M</b> |

**UNIT-II**

- |          |  |           |           |
|----------|--|-----------|-----------|
| <b>3</b> | <b>a</b> Illustrate the signed number representations. | <b>L3</b> | <b>6M</b> |
|          | <b>b</b> Explain fixed point representations.          | <b>L2</b> | <b>6M</b> |

**OR**

- |          |   |           |           |
|----------|---|-----------|-----------|
| <b>4</b> | <b>a</b> Prepare a flowchart for multiplication of positive numbers.    | <b>L6</b> | <b>4M</b> |
|          | <b>b</b> Illustrate the steps multiplication algorithm with an example. | <b>L3</b> | <b>8M</b> |

**UNIT-III**

- |          |   |           |           |
|----------|---|-----------|-----------|
| <b>5</b> | <b>a</b> Summarize the Register Representations and way it is used. | <b>L5</b> | <b>6M</b> |
|          | <b>b</b> Construct a 4-line common bus system with a neat diagram.  | <b>L6</b> | <b>6M</b> |

**OR**

- |          |  |           |            |
|----------|--|-----------|------------|
| <b>6</b> | Survey the Address Sequencing with neat diagram. | <b>L4</b> | <b>12M</b> |
|----------|--|-----------|------------|

**UNIT-IV**

- |          |  |           |           |
|----------|--|-----------|-----------|
| <b>7</b> | <b>a</b> Assess the Memory Hierarchy with neat sketch. | <b>L5</b> | <b>8M</b> |
|          | <b>b</b> Differentiate between RAM & ROM.              | <b>L4</b> | <b>4M</b> |

**OR**

- |          |   |           |           |
|----------|---|-----------|-----------|
| <b>8</b> | <b>a</b> Compare various types of Auxiliary memory.                           | <b>L2</b> | <b>6M</b> |
|          | <b>b</b> Define track and sector. Analyze the importance of auxiliary memory. | <b>L4</b> | <b>6M</b> |

**UNIT-V**

- |          |   |           |           |
|----------|---|-----------|-----------|
| <b>9</b> | <b>a</b> Construct 4-segment Instruction Pipeline and explain.            | <b>L6</b> | <b>6M</b> |
|          | <b>b</b> Define the hazards? Explain in detail about instruction hazards. | <b>L3</b> | <b>6M</b> |

**OR**

- |           |   |           |            |
|-----------|---|-----------|------------|
| <b>10</b> | Categorize and discuss various forms of parallel processing based on Flynn's taxonomy with a neat sketch. | <b>L4</b> | <b>12M</b> |
|-----------|---|-----------|------------|

\*\*\* END \*\*\*